Document Type
Conference Proceeding
Publication Date
2000
Abstract
This paper presents a new instruction cache scheme: the TAC (Thrashing-Avoidance Cache). A 2-way TAC scheme employs 2-way banks and XOR mapping functions. The main function of the TAC is to place a group of instructions separated by a call instruction into a bank according to the Bank Selection Logic (BSL) and Bank-originated Pseudo-LRU replacement policies (BoPLRU). After the BSL initially selects a bank on an instruction cache miss, the BoPLRU will determine the final bank for updating a cache line as a correction mechanism. These two mechanisms can guarantee that recent groups of instructions exist in each bank safely. We have developed a simulation program, TACSim, by using Shade and Spixtools, provided by SUN Microsystems, on an ultra SPARC/10 processor. Our experimental results show that 2-way TAC schemes reduce conflict misses more effectively than 2-way skewed-associative caches in both C (17% improvement) and C++ (30% improvement) programs on L1 caches.
Recommended Citation
Y. Chu and M. R. Ito, "The 2-way thrashing-avoidance cache (TAC): an efficient instruction cache scheme for object-oriented languages," Proceedings 2000 International Conference on Computer Design, Austin, TX, USA, 2000, pp. 93-98, doi: 10.1109/ICCD.2000.878273.
Publication Title
Proceedings 2000 International Conference on Computer Design
DOI
10.1109/ICCD.2000.878273
Comments
© IEEE. Original published version available at https://doi.org/10.1109/ICCD.2000.878273